Abstract-Published methods that employ a filter bank for compensating the timing and bandwidth mismatches of an -channel time-interleaved analog-to-digital converter (TIADC) were developed based on the fact that each sub-ADC channel is a downsampled version of the analog input. The output of each sub-ADC is filtered in such a way that, when all the filter outputs are summed, the aliasing components are minimized. If each channel of the filter bank has coefficients, the optimization of the coefficients requires computing the inverse of an matrix if the weighted least squares (WLS) technique is used as the optimization tool. In this paper, we present a multichannel filtering approach for TIADC mismatch compensation. We apply the generalized sampling theorem to directly estimate the ideal output of each sub-ADC using the outputs of all the sub-ADCs. If the WLS technique is used as the optimization tool, the dimension of the matrix to be inversed is . For the same number of coefficients (and also the same spurious component performance given sufficient arithmetic precision), our technique is computationally less complex and more robust than the filter-bank approach. If mixed integer linear programming is used as the optimization tool to produce filters with coefficient values that are integer powers of two, our technique produces a saving in computing resources by a factor of approximately (10 0 2 ( 1) ) ( 1) in the TIADC filter design.
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I. INTRODUCTION
I N MANY signal processing applications, the highest sampling speed is limited by the speed of the analog-to-digital converter (ADC). In order to achieve an analog-to-digital (AD) conversion time that is much shorter than what can be achieved with a single ADC, a bank of properly sequenced sub-ADCs is used. Each sub-ADC samples and converts at a time displaced from the others at a regular interval, as shown in Fig. 1 . Such an AD conversion system is called a time-interleaved ADC (TIADC) [1] - [3] . The advantages of a TIADC are well known [1] but TIADC exhibits several major problems [4] - [6] . Table I shows a list of the symbols for easy reference. In Fig. 1 , each of the sub-ADCs of the TIADC system is assumed to be linear but a different sub-ADC may have a slightly different constant of proportionality leading to a "gain mismatch" and a different bandwidth leading to a bandwidth mismatch. Each sub-ADC may also have a different dc offset leading to an offset mismatch. Detailed discussions on offset and gain mismatches may be found in [7] - [13] . In Fig. 1 , ADCis driven by clock signal CLK-, , generated from a stable system clock CLK-S. Let the frequency of CLK-S be . The sampling interval for the TIADC system is , given by (1) We shall assume that the highest frequency component of the input signal is band limited to . Ideally, the sampling instant of each sub-ADC is spaced apart by unit time. The conversion speed of each sub-ADC is but the TIADC system conversion speed is . The circuits generating CLK-, , (including routing) introduce delay between the edges of CLK-S and CLK-; the delay may be different for different clock signals and may drift with temperature. The difference in delay contributes to timing mismatch.
Many techniques have been published in literature for compensating bandwidth and timing mismatch [14] - [28] . Among these techniques, [14] - [25] use a bank of filters where each filter of the filter bank filters the output of each sub-ADC; the outputs of the filters are summed to form the final output, as shown in Fig. 2 . A single-channel filter is a filter with one input port. Each filter in the filter bank is a single-channel filter producing output at a rate of ; the compensated output is obtained by summing all the outputs of the filters. In Fig. 2 frequency response of the th sub-ADC channel. It includes the frequency responses of the sub-ADC, the waveguide transmitting the signal to the sub-ADC, and the photonic front end if the analog signal is sampled using a laser. It also includes timing mismatch, i.e., if the timing mismatch is , will be a factor in . It does not include dc bias, harmonic distortion, and noise. The term in Fig. 2 represents the sampling clock displacement between sub-ADCs.
The detailed development for the methods reported in [14] - [25] may differ from one another. However, the basic principles are the same: 1) TIADC is a collection of many channels of under-sampled analog input, and 2) the goal is to design a filter bank in which each filter shapes the spectral characteristics of each sub-ADC output in such a way that, when all the filter outputs are summed, the aliasing terms are removed as much as possible and the "signal term" is as close as possible to a linear phase term. In order to facilitate comparison between our technique and existing techniques, we shall briefly describe the technique presented in [18] .
The frequency spectrum of the compensated TIADC output is , where . It is given in terms of the frequency spectrum of the analog input by (after [18, eq. (6) , (7)
where (3) In (3), is the th impulse response of FILTER-. The impulse response is optimized so that the aliasing gain for is as close as possible to zero and for is as close as possible to a linear phase term. The weighted least squares (WLS) solution is given by (after [18, eq. (10) 
The derivation for (4) can be found in [18] . Let be the number of evaluation frequencies and be the length of FILTER-. The matrix is , is , is , and is (after [18] ). The solution requires the inversion of , which is an matrix. In Section II, we present a new approach with reduced computational complexity in the design process. Our approach is a multichannel filtering approach. A multichannel filter is a filter with more than one input port. In our approach, each filter is an -channel filter producing output at a rate of ; the compensated output is obtained by selecting the outputs of the filters one at a time. The derivation of the coefficient values of the multichannel filter is cast into a WLS optimization problem in Section III. In our approach, the corresponding matrices in (4) have dimensions , and , respectively (instead of , and ). The corresponding matrix to be inverted has a dimension of (instead of ). As can be seen in the computational complexity analysis presented in Section IV, the computational complexity of our approach is much lower than that of the filter-bank approach. As a result of the much smaller matrices, our approach is also numerically more robust. Another advantage of our approach is that the filters need not have the same number of coefficients. The optimization problem is cast into a mixed integer linear programming (MILP) problem in Section VII for the design of TIADC compensation filters whose coefficients are integer powers of two. An actual 14-bit MS/s (megasamples per second) TIADC implemented with our technique is presented in Section VIII. A summary of the differences between our approach and the filter-bank approach and the advantages of our approach over the filter-bank approach is presented in Section IX.
Several examples are presented in Sections V-VII. In the examples, offset mismatch is not considered. Offset mismatch can neither be compensated by the filter-bank approach nor the multichannel approach. Nevertheless, it can be easily estimated from the sub-ADC outputs with their inputs grounded. A constant bias may then be added to each sub-ADC output to remove the offset. Both the filter-bank and multichannel approaches are able to compensate for gain mismatch although they are not included in the examples presented in Sections V-VII. Gain mismatch can also be compensated easily by connecting all the sub-ADCs to a full-scale dc input and then scaling each of the sub-ADC outputs using a scaling amplifier such that all sub-ADCs give the same full-scale output. In Example-I and Example-IV, both timing and bandwidth mismatches are considered. In Example-II, only bandwidth mismatch is considered. In Example-III only timing mismatch is considered. Not both timing and bandwidth mismatches are considered in Example-II and Example-III simply to provide a variety of examples; timing and bandwidth mismatches can be added if desired. Example-V is an actual TIADC example with offset, gain, timing, bandwidth, and frequency-response mismatches.
Closely related to the techniques reported in [14] - [28] is another class of multiple sub-ADC systems which uses a bank of analog filters to split the input signal in the frequency domain into channels [29] - [31] . Each sub-ADC digitizes the output of each frequency channel at the TIADC sampling rate. A bank of digital filters is designed to combine all the frequency interleaved sub-ADC outputs to form the final system output in such a way that the aliasing terms are minimized and the output is a close approximation to a delayed version of the input.
Several authors have proposed blind equalization techniques [9] , [32] - [36] . Blind techniques do not require using a known signal to estimate the mismatch parameters. In [9] , the gain and timing mismatches are estimated using the fact that, if the mismatch compensation is perfect, the TIADC output would be wide sense stationary. When compared to offline calibration techniques, blind calibration techniques are, in general, less accurate and have much higher computational complexity.
II. TIADC MISMATCH COMPENSATION WITH REDUCED DESIGN COMPLEXITY
In this section, we present a new approach to TIADC compensation. This approach results in a reduction in the arithmetic complexity in the design process. In our approach, we make use of the fact that neighboring sub-ADCs sample a filtered version of the analog input signal nonuniformly at a time interval whose average value is . Fig. 3 shows an example of such a scenario for . In Fig. 3 , is the th output sample of ADC-, and is the th sample of the analog input if it was sampled by an ideal ADC. It has been shown in [37] that a signal may be represented by a weighted combination of any irregularly spaced samples provided that the highest frequency component of the signal is less than 0.5 times the average sampling rate. (The result presented in [37] is known as the generalized sampling theorem. It is the general form of the sampling theorem in [38] - [40] .) Let be the ideal value of . The ideal value of is the value of if ADC-is a perfect ADC, free from timing error and free from all forms of mismatch. Thus Our approach is to estimate the value of using a weighted combination of the outputs from all the sub-ADCs sampled consecutively in the neighborhood of . The weights also provide a filtering effect to compensate for frequency-response mismatch (including bandwidth mismatch) between the sub-ADCs. For example, (or ) in Fig. 3 may be estimated using the seven consecutive samples , and ; a better estimate may be obtained by using more consecutive samples. As a result of the sampling structure of the sub-ADCs, the sampled data appear in channels of a multichannel time series [41] . Thus, we may write "estimated value of " where , is a constant. We may also write "estimated value of " where means the th partial coefficient in estimating the ideal outputs of ADC-using outputs from ADC-. Obviously, etc. The equation defines the input-output relationship of a multichannel filter with three input ports. We note from the equation that is used to estimate . However, is "future" to . Thus, in order to make the estimation process causal, we shall aim at estimating a past output of a sub-ADC instead of estimating its immediate output. Let denote the estimated value of where represents a time delay. In general, need not be an integer. In order to simplify the notation, we shall write instead of "estimated value of ." Thus, we write (6) In (6), is the signal vector in the filter, and is the coefficient vector. We shall illustrate the notation using as an example. In the aforementioned example, , is the estimated value of , and . The symbol denotes the transpose of . In order to fix the idea, the computation structure for for this particular example is shown in Fig. 4 . Note that, in Fig. 4 , the sub-ADC outputs , and form a multichannel time series [41] . The filter shown in Fig. 4 is a multichannel filter since it has three input ports. Let denote the number of coefficients in . In general, may be different from for . If ADC-has a more serious mismatch than ADC-, may be chosen to be larger than . In order to facilitate a comparison with the filter-bank approach, we shall let for all , i.e., all 's are equal, if no specific value is given to each . Therefore, we have used the same notation " " to denote the number of coefficients for each output channel in our multichannel approach and the number of coefficients for each filter in the filter-bank approach. For the same and , both our multichannel approach and the filter-bank approach will have the same total number of coefficients . Hence, we shall be making a comparison based on the same total number of coefficients.
Let denote the transform of . The factor in signifies that is clocked with sampling interval . We have
Let and denote the multichannel transforms of and , respectively. Similarly, the factors in and signify that the clock period is . We have (8) (9) In (9), the summation is summed over all , where at least one of the elements in is nonzero. (The transform of a multichannel system is the matrix/vector formed from the transform of each of the separate responses [41] .) For the purpose of clarifying the concept, in the aforementioned example, and . Taking the transform of (6), we have mentation structures for the case where and . The differences in Figs. 7 and 8 lead to differences in the complexity of the optimization process and in the mismatch compensation performance. In Fig. 7 , . .
. Specifically, , and are computed in one batch using the same set of raw data , and . We shall call the structure in Fig. 7 the batch processing structure.
In Fig. 8 , . .
. The raw data used to compute , and are , and . Since , and are available sequentially one after the other, , and are computed sequentially one after the other, i.e., the computation of , and can be initiated once their respective data are available. We shall call the structure in Fig. 8 the online processing structure.
For the same number of coefficients, in general, Fig. 8 computes using a longer span of raw data . For example, to compute , and in Fig. 8 , the raw data used are , and , whereas, in Fig. 7 , the raw data used are , and . As a consequence, Fig. 8 has a better mismatch compensation performance than Fig. 7 when is not significantly larger than .
We have shown that the online processing structure (Fig. 8 ) uses more raw data than the batch processing structure (Fig. 7 ) does for computing , and if both the online processing and batch processing structures have the same number of coefficients. If the online processing structure is restricted to using the same number of data for computing , and as the batch processing structure does, the online processing structure will have less coefficients. For example, if the online processing structure is restricted to using only , and for computing , and , will be equal to two, and the structure is shown in Fig. 9 . Fig. 9 has six coefficients but Fig. 7 has 12 coefficients. In this case, in general, Fig. 7 has a better mismatch compensation performance than Fig. 9 . Nevertheless, the difference in performance is negligibly small if is significantly larger than . We shall illustrate this by using an example in Section VI.
Let be the frequency spectrum of the signal vector whose transform is . Let be the frequency spectrum of the band-limited analog input signal shown in Fig. 5. From Fig. 5 , we have (11a)
In order to simplify the notation, we shall normalize the sampling interval such that . The frequency axis for , and , , will also be appropriately scaled by . Thus, we write (11b) Let the frequency spectrum of (whose transform is ) be and let the frequency response of be . Replacing by in (10), we have (12) From (11b) and (12), we have
We have defined to be an estimate of a delayed version of , i.e., . Thus, we wish to find a set of coefficients for such that
In (14b), is the difference between and . From (13) and (14b), we have (15) In order to clarify the concept, we shall illustrate the term using the example shown in Fig. 7 for . In this particular example, . Using the definition , may be written as . Hence, (15) can be rewritten in terms of as (16) In the example for Fig. 7 , .
III. WLS OPTIMIZATION APPROACH
In (16), the factor (which is the frequency spectrum of ) corresponds to a weighting function on the optimization 
In (21), denotes the complex conjugate transpose of . Solving (21) requires the computation of the inverse of , an matrix. The filter-bank approach requires the inversion of an matrix [18] . The difference in the size of the matrix to be inversed is significant when is large. Interestingly, the compensated digital outputs of the filter-bank approach and the multichannel approach are the same.
Note that, for the batch processing structure, is not a function of . This can be easily verified by evaluating in Fig. 7 for , and 2. For  Fig. 7, , and .
Thus, we have . Since is not a function of is also not a function of . This means that is the same for all . Thus, for the batch processing structure, evaluating for all using (21) requires only one matrix inversion. For the online processing structure, is a function of . This can be easily verified by evaluating in Fig. 8 for , and 2. For Fig. 8 , 
IV. COMPUTATIONAL COMPLEXITY OF FILTER DESIGN
We shall compare the computational complexity for evaluating (21) in our approach and that for evaluating (4) in the filter-bank approach. The comparison is based on the same total number of coefficients . Simulation results show that the two approaches gives the same TIADC spurious frequency performance when both (21) and (4) are evaluated with sufficient arithmetic precision.
In (21), is . The corresponding matrix in (4) is which is . The computation of in (21) requires multiplications. in our multichannel approach corresponds to in the filter-bank approach. The computation of the matrix in (4) requires multiplications. The computation of in (21) requires multiplications. The corresponding computation in the filter-bank approach is the computation of in (4) and requires multiplications.
in (21) is an matrix whose inverse can be computed with complexity (order ). The matrix in (4) is an matrix whose inverse can be computed with complexity
. If the implementation structure is that in Fig. 7, is not a function of , and therefore, it is necessary to compute the inverse only once; otherwise, it is necessary to compute the inverse times. The computational complexity is summarized in Table II . From the aforementioned analysis, it is clear that solving (21) is significantly less complex than solving (4).
V. COMPUTATIONAL ROBUSTNESS
We have shown the computational advantage of our multichannel technique over that of the filter-bank technique in terms of computational complexity in Section IV. In this section, we shall demonstrate, using an example, that the computational robustness of solving (21) is greater than the computational robustness of solving (4). 
(c) Multichannel filter (64-bit arithmetic). (d) Filter bank (64-bit arithmetic). (e) Multichannel filter (32-bit arithmetic). (f) Filter bank (32-bit arithmetic).

Example-I:
Consider an example with and . The mismatch parameters are tabulated in Table III. In Table III , the factor corresponds to timing mismatch, and the factor corresponds to bandwidth mismatch. The multichannel filters and the filter bank were optimized in the WLS sense with uniform weight to compensate the mismatches for frequencies ranging from 0 to . The optimization processes were done using 32-and 64-bit floating point arithmetic for comparison. The timing of ADC-0 was taken as timing reference. Fig. 10 shows the simulation results when the TIADC was excited by seven sinusoids with frequencies . Fig. 10 (a) shows the spectral lines of the input sinusoids. Fig. 10(b) shows the spectral lines of the uncompensated TIADC output. Fig. 10(c) and (d) shows the compensated output using multichannel filters and filter banks, respectively, both optimized using 64-bit floating point arithmetic. It can be seen from Fig. 10(c) and (d) that both methods produce filters that have the same performance; the largest spurious component has a magnitude of dB occurring at . Fig. 10 (e) shows the spectral lines for the multichannel approach when the filters were optimized using 32-bit floating point arithmetic; the magnitudes of the spurious components (in decibels) are shown directly above the components. The largest spurious component has a magnitude of dB. Comparing Fig. 10 (c) and (e), it can be seen that there is significant degradation in performance when the filters are optimized using 32-bit floating point arithmetic. Fig. 10(f) shows the spectral lines for the filter-bank approach when the filter bank was optimized using 32-bit floating point arithmetic; the magnitudes of the spurious components (in decibels) are shown directly above the 
TABLE III SUB-ADC MISMATCH PARAMETERS FOR EXAMPLE-I
components. The largest spurious component has a magnitude of dB. Comparing Fig. 10 (e) and (f), it can be seen that the performance of the multichannel approach is, on average, better than the performance of the filter-bank approach. This is expected because the optimization of the filter-bank requires the inversion of a matrix whereas the optimization of the multichannel filter requires the inversion of a matrix; a larger matrix not only takes a longer time to invert but the computation is also more demanding in terms of arithmetic precision.
VI. EXAMPLES
Example-II:
We shall compare the performance of the batch processing structure in Fig. 7 and that of the online processing structure in Fig. 8 using an example with and . The bandwidth mismatch parameters , are shown in Table IV . The filters are optimized in the WLS sense with uniform weight over the frequency range from 0 to . For the structure in Fig. 7 , the optimization involves the inversion of one matrix since is independent of . For the structure in Fig. 8 , the optimization involves the inversion of four matrices since is different for each . The coefficient values for the multichannel filters synthesized using the batch Tables V and VI are  and , respectively; the difference is negligible. In general, for , the difference is small. Note the difference in the subscripts for and the location of the coefficient whose magnitude is approximately equal to unity in Tables V and VI. Fig. 11 shows the simulation results when the TIADC was excited by seven sinusoids with frequencies . Fig. 11(a) and (b) shows the spectral lines of the input sinusoids and the uncompensated TIADC output, respectively. Fig. 11(c) and (d) shows the spectral lines of the compensated outputs for the filter of Table V  and that of Table VI , respectively. The magnitudes (in decibels) of the larger spurious components are also marked above them; the difference is insignificant. This is usually so for . Example-III: The multichannel approach has an advantage that need not be the same for all . If the mismatch of ADC-is less serious than that of ADCmay be less than . For example, if ADC-0 is taken as reference, it is assumed to have no mismatch. Thus, we choose . This can be seen in the coefficient values under the column tabulated in Tables V and VI. For the filter-bank approach, the length of FILTER-0 cannot be reduced even though ADC-0 is assumed to be perfect. Although dividing the transfer functions of FILTER-by the transfer function of FILTER-0 will make the transfer function of FILTER-0 unity, it will make FILTER-, become a recursive filter; the total number of distinct coefficients remains unchanged, and the filter becomes unstable if FILTER-0 has a zero outside the unit circle.
We shall illustrate this advantage of the multichannel approach using an example with timing mismatch parameters as shown in Table VII . It can be seen from Table VII that the mismatch of ADC-1 is significantly more serious than the others. Thus, we choose . We choose since ADC-0 is taken as reference. The coefficient values are shown in Table VIII , and the spectral plots are shown in Fig. 12 . For comparison, the spectral plot for a design with is shown in Fig. 12(d). Comparing Fig. 12(c) and (d) , it can be seen that the 
VII. MULTIPLIERLESS TIADC DESIGN USING MILP
A TIADC with photonic front end is able to sample at a very high sampling rate well above 100 GS/s (gigasamples per second) [43] . The analog input may be sampled using a modelocked laser and stretched in an optical fiber until it is slow enough for resampling using a high-speed electronic device. In the implementation of very high-sampling-rate TIADCs, it is necessary to reduce the computational complexity of the compensation filters. The building blocks of a compensation filter are the coefficient multiplier, adder, and delay. Among these building blocks, the coefficient multiplier is the one that consumes the most power, occupies the largest silicon area, and is slowest in speed. Thus, it is essential to reduce the complexity of the coefficient multiplier.
In binary arithmetic, multiplying a number by an integer power of two is a trivial process; it can be realized by wiring without using any active device in a full custom implementation in silicon. Consequently, if each coefficient value of a compensation filter is expressed as a sum of a limited number of signed power of two (SPT) terms [44] - [50] , the resulting filter is essentially "multiplierless" from an implementation point of view. Various methods have been developed for optimizing the coefficient values in the SPT coefficient space for a digital filter. Among these techniques, MILP [51] is the only method that can guarantee the obtaining of the optimum solution for a given number of SPT terms allocated to each coefficient. Discrete space optimization is a time-consuming process. The computing time required increases exponentially with the number of discrete variables. From the statistics given in [49] , the computer time required is approximately proportional to , where is the number of filter coefficients to be optimized in the discrete space. Note that the expression gives an estimate on the order of magnitude of the computer time required. Individual runs may differ by over an order of magnitude from what is predicted by . When using MILP, the error magnitude is constrained to be not more than , where is a weighting function and is a variable to be minimized. Unfortunately, is complex, and is not a linear function of where and denote the real and imaginary parts of , respectively. The optimum cannot be found using linear programming by directly minimizing . However, the difficulty can be overcome as follows. By multiplying both sides of (16) 
Example-IV:
We shall illustrate a multiplierless multichannel TIADC compensation filter using the mismatch parameters as shown in Table IX . The multichannel filters are optimized using MILP over the frequency ranging from 0 to with constrained to be less than 0.00001. Our objective is to minimize the total number of SPT terms. In the optimization, each coefficient is given a fixed number of SPT terms. The number of coefficients for the multichannel filters are , and . The coefficient values of our multichannel filters are shown in Table X . The last row in Table X shows the computer time required on an HPxw4400 PC. The spectrum plots are shown in Fig. 13 . Fig. 13(a) shows the input spectral lines at . Fig. 13(b) and (c) shows the spectral lines of the uncompensated and compensated TIADC, respectively.
On the average, the computer time required to optimize each of the multichannel filters is s min. If the filter-bank approach is used, the number of variables to be optimized in the discrete space would be about 100; using the estimation formula that the computer time required is proportional to , the computer time required would be approximately min billion years.
VIII. 14-BIT 1.6-GS/S TIADC The spectral plots shown in the previous examples were simulated results where the sub-ADCs were assumed to be perfect. In an actual TIADC system, the sub-ADCs are not perfect, and the TIADC spectral plot contains spurs other than those due to sub-ADC mismatch. Example-V: Our mismatch compensation technique was implemented on a system that employs four 14-bit 400-MS/s subADCs to construct a 14-bit 1.6-GS/s TIADC. The mismatch between sub-ADCs was characterized by injecting sinusoids spaced 1 MHz apart one at a time. The phase and amplitude of the fundamental frequency of the sinusoid at the output of the sub-ADCs were used to determine the phase and amplitude of the mismatch. Fig. 14 shows a spectral plot of the test result when the input frequency was 580.2 MHz. The spurious frequencies due to sub-ADC mismatch were 180.2, 219.8, and 619.8 MHz, respectively. The magnitude of the input sinusoid was about 82% of full scale and was normalized to 0 dB. Each spectral line in each of the plots was the root-mean-square (rms) value of 50 test runs; 8000 data samples were collected for computing the spectral lines in each test run. Since the ADC had 14 bits, if the TIADC was perfect, the expected value of each spectral line (other than those corresponding to the input frequencies) would be dB. It can be seen from Fig. 14 that the noise floor was significantly higher than dB. Actual measurements showed that the noise floor was dB; this corresponds to a degradation of 25.2 dB (or 4.2 bits). Thus, the effective precision of the ADC was about 9.8 bits (instead of 14 bits) at 580.2 MHz.
The top plot of Fig. 14 shows the spectral plot for the output of the uncompensated TIADC. The magnitudes of the spurious lines due to mismatch were , , and dB, respectively. The other spurs were due to the nonlinearity of the subADCs. The bottom plot of Fig. 14 shows the spectral lines for the output of the WLS-compensated TIADC where the length of each of the compensation filters was 7. It can be seen that the spurs due to sub-ADC mismatch were significantly reduced and the magnitudes were less than those of the spurs due to the nonlinearity of the sub-ADC. Thus, for this particular case, unless the linearity of the individual sub-ADC was improved, there was little advantage in using compensation filters longer than 7.
Figs. 15 and 16 show the results when the 580.2-MHz sinusoid of Fig. 14 was replaced by 221.2-and 69.8-MHz sinusoids, respectively. In Fig. 15 , the magnitude of the 221.2-MHz sinusoid was 85% of the full scale, and after normalizing the magnitude of the 221.2-MHz signal to 0 dB, the noise floor was dB. Thus, the effective word length of the ADC at 221.2 MHz was bits bits
In Fig. 16 , the magnitude of the 69.8-MHz sinusoid was 89% of the full scale, and after normalizing the magnitude of the 69.8-MHz signal to 0 dB, the noise floor was dB. Thus, the effective word length of the ADC at 69.8 MHz was bits bits
IX. CONCLUSION
In this paper, we have presented a new multichannel approach for TIADC mismatch compensation. Comparing with the filterbank approach, for the same number of coefficients , the two approaches produce filters with the same performance if the filters were designed with sufficient arithmetic precision.
Our new multichannel approach has the following advantages over the filter-bank approach. First, for the same total number of coefficients , each dimension of the matrices in our approach is a factor of smaller than in the filter-bank approach. Second, in our approach, the matrix to be inverted has a dimension of , whereas the matrix to be inverted in the filter-bank case has a dimension of . This means that the computational complexity of the filter design in our approach is lower. Third, as a result of the smaller matrices, the filter design in our approach is computationally more robust than the filter design in the filter-bank approach, as illustrated in Example-I. Lastly, in our approach, each compensation filter may have a different number of coefficients; a less seriously mismatched sub-ADC may be compensated by using a filter with less number of coefficients. Our multichannel approach and the filter-bank approach are developed based on different principles. In our approach, we make use of the fact that a signal may be represented by a weighted combination of any irregularly spaced samples provided that the highest frequency component of the signal is less than 0.5 times the average sampling speed (the generalized sampling theorem). We use a multichannel filter to estimate the ideal output of each sub-ADC. In the filter-bank approach, the frequency spectrum of each sub-ADC output is shaped by a filter in such a way that, when all the filter outputs are summed, the aliasing terms cancel each other, and the baseband term becomes the best approximation to the input analog signal.
The response of a hardware 1.6-GS/s TIADC implemented using four 400-MS/s sub-ADCs has also been presented. It can be seen from the spurious frequency components before and after mismatch compensation that mismatch is not the only source of spurious frequency components. Spurious frequency components that are not caused by mismatch cannot be removed using the mismatch compensation technique.
X. FUTURE WORK
In some systems, the TIADC operates in a tightly controlled environment, and mismatch parameter drift is not a problem. In some systems, the luxury of a tightly controlled environment is not available. In such cases, the TIADC mismatch parameters may drift with environmental variables such as temperature, humidity, proximity to ferromagnetic materials, etc., depending on implementation. The design of a TIADC compensation filter subject to environmental variable drift is part of our work that will be reported in the future.
